Browse wiki
From IEETA
| Sklyarov2017a3 |
| Assigned to new | Information Systems and Processing + |
|---|---|
| Has DOI | 10.3176/proc.2017.3.07 + |
| Has author | Valery Sklyarov +, Iouliia Skliarova +, Artjom Rjabov +, A. Sudnitson + |
| Has journal | Proceedings of the Estonian Academy of Sciences + |
| Has month | March + |
| Has number | 3 + |
| Has pages | 323–335 + |
| Has title | Fast Iterative Circuits and RAM-based Mergers to Accelerate Data Sort in Software/Hardware Systems + |
| Has volume | 66 + |
| Has year | 2017 + |
| ISI | Yes + |
| Modification dateThis property is a special property in this wiki. | 15 July 2017 11:39:05 + |
| Categories | Article |
| yyyymm | 201703 + |
| hide properties that link here |
| No properties link to this page. |